



FIG. 1








	T	1
<u> </u>		

								٧	•					
			ACCUMULATED PHASE OUTPUT											
	CLOC	K	BI #3	Τl	BIT BIT		ΙΤ	BIT		77701				
	0		0		#2		#		#0		DECIMAL		-	
	1	-+	 		0		-0	0)	0			
	2	-+	0		0		1		1		3			
	3	-+	0		1		1		0		6		1	
	4	+	1		0		0	1			9			
	5	+	1 1 0		1	\bot	0	[0			\dashv	1	
	6	+			1	\perp	1	\Box	1	1	15	\dashv		
	7	+			0	\perp	1		0		2	\dashv		
	8	0			1		0	1		\top	5			
		+-	1		0	\perp	0	T	0	+	8	\dashv		
	9	+-	1		0		1	\top	1	+	11	\dashv		
	10	4_	1		1	T	1	\top	0	+	14	\dashv		
-		11 0			0		0	1		+-		4	-	
ŀ	12	_	0		1	T	0	+	0	+	1	-		
1			0	1	1 0		1	+	1	+-	4	4		
F			1	C			1	0		+-	7	1		
F	15		1	1			 0	 -		├-	10	1		
16		C		0			0		1		13	1		
L	17 0			0			1		0		0			
	18			1			1		$\frac{1}{2}$		3			
	19		7	0			0		0		6			

FIG. 4










FIG. 8 PRIOR ART




FIG. 9






FIG. 10












FIG. 13












FIG. 18 PRIOR ART




FIG. 19 PRIOR ART